WHAT IS CLAIMED IS:

| 1 | 1. | The cherypted network system, comprising. |
|----|-----|---|
| 2 | | a network to transmit an encrypted packet; and |
| 3 | | a computer to receive said encrypted packet from said network, and to |
| 4 | | perform a decryption operation thereupon to convert said encrypted packet to a |
| 5 | | decrypted packet, said computer including: |
| 6 | | a network interface to provide electronic communication between |
| 7 | | said computer and said network, |
| 8 | | a network driver to regulate said decryption operation, |
| 2 | | a controller to perform said decryption operation, |
| | | a host memory to store data that is used or generated by said |
| | | decryption operation, and |
| 12 | | a bus providing electronic communication among said network |
| 13 | | interface, said network driver, said host memory and said controller, said |
| 14 | | controller asserting an interrupt prior to a complete transfer of said |
| 15 | | decrypted packet from said controller to said host memory. |
| 1 | 2. | The encrypted network system of claim 1, wherein at least one security |
| 2 | | association (SA) is stored in said host memory. |
| 1 | . 2 | |
| 1 | 3. | The encrypted network system of claim 2, wherein said network driver parses said |
| 2 | | encrypted packet, matches said encrypted packet with one of said at least one SA |
| 3 | | and instructs said network interface to transfer said encrypted packet and said one |
| 4 | | SA across said bus to said controller. |

1

- 4. The encrypted network system of claim 1, wherein said network interface includes a cryptography accelerator.
- 5. The encrypted network system of claim 1, wherein said controller transfers said decrypted packet across said bus from said controller to said host memory.
- 6. The encrypted network system of claim 1, wherein said controller asserts an additional interrupt after completion of said decryption operation.
- 7. The encrypted network system of claim 1, wherein said network driver specifies an average latency value to said controller for use in said decryption operation.
- 8. A computing system for performing a decryption operation on an encrypted packet, comprising:
 - a network driver to regulate said decryption operation;
 - a controller to perform said decryption operation;
 - a host memory to store data that is used or generated by said decryption operation; and

a bus providing electronic communication among said network driver, said host memory and said controller, said decryption operation converting said encrypted packed into a decrypted packet, and said controller asserting an interrupt prior to a complete transfer of said decrypted packet from said controller to said host memory.

1

2

3

1

- 9. The computing system of claim 8, wherein said computer further includes a network interface to provide electronic communication between said computer and a network.
- 10. The computing system of claim 9, wherein at least one security association (SA) is stored in said host memory.
- 11. The encrypted network system of claim 10, wherein said network driver parses said encrypted packet, matches said encrypted packet with one of said at least one SA and instructs said controller to transfer said encrypted packet and said one SA across said bus to said controller.
- 12. The computing system of claim 8, wherein said network interface includes a cryptography accelerator.
- 13. The computing system of claim 8, wherein said controller transfers said decrypted packet across said bus from said controller to said host memory.
- 14. The computing system of claim 8, wherein said controller asserts an additional interrupt after completion of said decryption operation.
- 15. The computing system of claim 8, wherein said network driver specifies an average latency value to said controller for use in said decryption operation.
- 16. A method of decrypting an encrypted packet received by a computing system, comprising:
 - receiving said encrypted packet from a network;

| 4 | | converting said encrypted packet to a decrypted packet; |
|-----------|-----|--|
| 5 | | transferring said decrypted packet to a host memory; and |
| 6 | | asserting an interrupt at a time before completing said transfer of said |
| 7 | | decrypted packet to said host memory. |
| | | |
| 1 | 17. | The method of claim 16, wherein prior to converting said encrypted packet, said |
| 2 | | method further includes: |
| 3 | | issuing a decryption command to a controller; and |
| 4 | | determining a time for said assertion of said interrupt in response to said |
| 5 | | decryption command. |
| 5 - 2 - 3 | 18. | The method of claim 16, wherein said step of converting said encrypted packet to |
| 2 | | said decrypted packet further includes: |
| 3 | | parsing said encrypted packet; |
| | | matching said encrypted packet with a corresponding security association |
| 5 | | (SA) stored in said host memory; and |
| 6 | | transferring said encrypted packet and said corresponding SA to a |
| 7 | | controller. |
| 1 | 19. | The method of claim 16, wherein said step of converting said encrypted packet to |
| 2 | | said decrypted packet further includes authenticating said decrypted packet. |
| 1 | 20. | The method of claim 16, further including asserting an additional interrupt upon |
| 2 | | completion of said transfer of said decrypted packet to said host memory. |

| 1 | 21. | The method of claim 16, further including indicating said decrypted packet to a |
|-------------|-----|---|
| 2 | | protocol stack after asserting said interrupt. |
| 1 | 22. | A program code storage device, comprising: |
| 2 | | a machine-readable storage medium; and |
| 3 | | machine-readable program code, stored on the machine-readable storage |
| 4 | | medium, the machine-readable program code having instructions to: |
| 5 | | receive said encrypted packet from a network; |
| 6 | | convert said encrypted packet to a decrypted packet; |
| 7 | | transfer said decrypted packet to a host memory; and |
| 8 | | assert an interrupt at a time before completing said transfer of said |
| 7 | | decrypted packet to said host memory. |
| | 22 | |
| | 23. | The system of claim 22, wherein prior to the instructions to convert said |
| 2 | | encrypted packet, said system further includes instructions to: |
| 3 | | issue a decryption command to a controller; and |
| 2 3 4 | | determine a time for said assertion of said interrupt in response to said |
| 5 | | decryption command. |
| 1 | 24. | The system of claim 22, wherein said instructions to convert said encrypted |
| 2 | | packet to said decrypted packet further includes instructions to: |
| 3 | | parse said encrypted packet; |
| 4 | | match said encrypted packet with a corresponding security association |
| 5 | | (SA) stored in said host memory; and |
| 6 | | transfer said encrypted packet and said corresponding SA to a controller. |

1

2

3

1

- 25. The method of claim 22, wherein said instructions to convert said encrypted packet to said decrypted packet further includes instructions to authenticate said decrypted packet.
- 26. The system of claim 22, further including instructions to assert an additional interrupt upon completion of said transfer of said decrypted packet to said host memory.
- 27. The method of claim 22, further including instructions to indicate said decrypted packet to a protocol stack after the instruction to assert said interrupt